

Copyright © 2009 Year IEEE. Reprinted from IEEE TRANSACTIONS ON ELECTRON DEVICES. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics' products or services. Internal of personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permission@ieee.org.

Strained n-Channel FinFETs Featuring *In Situ* Doped Silicon–Carbon ($\text{Si}_{1-y}\text{C}_y$) Source and Drain Stressors With High Carbon Content

Tsung-Yang Liow, *Student Member, IEEE*, Kian-Ming Tan, Doran Weeks, Rinus Tek Po Lee, *Student Member, IEEE*, Ming Zhu, Keat-Mun Hoe, Chih-Hang Tung, *Senior Member, IEEE*, Matthias Bauer, Jennifer Spear, Shawn G. Thomas, *Member, IEEE*, Ganesh S. Samudra, N. Balasubramanian, and Yee-Chia Yeo

Abstract—Phosphorus *in situ* doped $\text{Si}_{1-y}\text{C}_y$ films (SiC:P) with substitutional carbon concentration of 1.7% and 2.1% were selectively grown in the source and drain regions of double-gate $\langle 110 \rangle$ -oriented (110) -sidewall FinFETs to induce tensile strain in the silicon channel. *In situ* doping removes the need for a high-temperature spike anneal for source/drain (S/D) dopant activation and thus preserves the carbon substitutionality in the SiC:P films as grown. A strain-induced I_{Dsat} enhancement of $\sim 15\%$ and $\sim 22\%$ was obtained for n-channel FinFETs with 1.7% and 2.1% carbon incorporated in the S/D, respectively.

Index Terms—FinFET, *in situ* doped, multiple-gate field-effect transistor (MuGFET), silicon–carbon, strain, stress.

I. INTRODUCTION

CARBON can be incorporated into substitutional sites in the silicon lattice, not unlike germanium in silicon–germanium alloys. The incorporation of relatively small amounts of substitutional carbon into silicon results in a large lattice mismatch between the silicon–carbon alloy $\text{Si}_{1-y}\text{C}_y$ and silicon. Previously, $\text{Si}_{1-y}\text{C}_y$ films with up to 1% substitutional carbon have been exploited in source/drain (S/D)

stressor-induced strained-silicon technology for both planar transistors [1]–[5], as well as multiple-gate transistors, such as FinFETs [5]–[8], resulting in significant I_{Dsat} enhancement. Such enhancement has been attributed to an increase in electron mobility, as a result of the tensile stress induced in the channel [9]. However, it is important to note that the solid solubility of carbon in silicon is extremely low [10]. While it is possible to substitutionally incorporate carbon above the solid solubility limit in silicon–carbon films using nonequilibrium epitaxial growth processes, subsequent high-temperature processes such as S/D dopant activation anneals can cause the loss of carbon substitutionality in these metastable films via the formation of silicon–carbide precipitates [11]–[13]. Naturally, the loss of carbon substitutionality will cause a decrease in tensile channel strain. As such, the thermal instability places a limit on the performance enhancement of devices with implantation-doped $\text{Si}_{1-y}\text{C}_y$ S/D stressors. Besides scaling up the $\text{Si}_{1-y}\text{C}_y$ S/D stressor thickness and increasing the proximity between the stressor and the channel regions [8], or mechanically increasing the lattice strain coupling from the S/D stressors to the channel [14], it is highly desirable to find alternative ways of easily scaling up the channel stress induced in such transistors. *In situ* doped $\text{Si}_{1-y}\text{C}_y$ S/D stressors have the potential of achieving high channel stress, but there are very few reports on the electrical characteristics of transistors with *in situ* doped $\text{Si}_{1-y}\text{C}_y$ S/D stressors.

In this paper, we show that SiC:P films with high substitutional carbon concentration (1.7 at.% and 2.1 at.%) can be employed to induce even larger strain in the channel regions of FinFETs than was previously possible using an implantation-doped epitaxial S/D stressor [6]. The reason is that the S/D stressors being *in situ* doped renders further S/D dopant activation anneals unnecessary. Unlike prior work, where $\text{Si}_{1-y}\text{C}_y$ stressors were implanted and annealed to form the S/D [1], [2], [4], [6]–[8], *in situ* doped $\text{Si}_{1-y}\text{C}_y$ S/D stressors do not need the high-temperature S/D activation anneals that could reduce carbon substitutionality. This allows the preservation of the high substitutional carbon concentration of the stressor film in its as-grown state, in which the carbon percentage is determined by the epitaxial growth process conditions. The incorporation of exceedingly high carbon content for maximum-lattice-mismatch-induced strain is therefore possible. This paper provides an extensive study on the electrical characteristics of FinFETs with $\text{Si}_{1-y}\text{C}_y$ S/D stressors that are

Manuscript received January 23, 2008; revised May 14, 2008. This work was supported by the Agency for Science, Technology, and Research (A*STAR), Singapore, under a research grant through the Nanoelectronics Research Program. The review of this paper was arranged by Editor H. S. Momose.

T.-Y. Liow is with the Silicon Nano Device Laboratory (SNDL), Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117576, and also with the Institute of Microelectronics, A*STAR, Singapore 117685.

K.-M. Tan, R. T. P. Lee, and G. S. Samudra are with the SNDL, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117576.

D. Weeks, M. Bauer, J. Spear, and S. G. Thomas are with ASM America Inc., Phoenix, AZ 85034 USA.

M. Zhu was with the SNDL, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117576. He is now with the Technology Development Department, Chartered Semiconductor Manufacturing, Singapore 738406.

K.-M. Hoe was with the Institute of Microelectronics, A*STAR, Singapore 117685. He is now with Wong's Kong King International (Holdings) Ltd., Kowloon, Hong Kong.

C.-H. Tung is with the Institute of Microelectronics, A*STAR, Singapore 117685.

N. Balasubramanian was with the Institute of Microelectronics, A*STAR, Singapore 117685. He is now with Silterra Malaysia, Kulim 09000, Malaysia.

Y.-C. Yeo is with the SNDL, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117576, and also with the A*STAR, Singapore 117685 (e-mail: yeo@ieeee.org; eleyeo@c@nus.edu.sg).

Digital Object Identifier 10.1109/TED.2008.928025




Fig. 1. HRXRD rocking curve of SiC:P films with various substitutional carbon percentages showing excellent crystallinity in the films, despite the high carbon content.

in situ doped with phosphorus, i.e., SiC:P, and the performance enhancement that can be achieved with such S/D stressors.

II. *IN SITU* PHOSPHORUS-DOPED SILICON-CARBON (SiC:P) FILMS

The phosphorus-doped $\text{Si}_{1-y}\text{C}_y$ layers (SiC:P) in this paper were grown in an Epsilon reduced-pressure chemical-vapor-deposition epitaxial deposition tool manufactured by ASM. The growth precursors comprised Silcore (ASM trademarked version Si_3H_8), (Mono-) methylsilane (20% MMS in H_2), and PH_3 (1% in H_2), respectively. Silcore, being a precursor with efficient decomposition at low temperatures, is ideally suited for the incorporation of large amounts of substitutional carbon concentration C_{sub} ($> 2\%$). Increasing the substitutional carbon concentration in SiC:P films increases its lattice mismatch with Si, therefore leading to higher SiC:P film stress.

Films with various percentages of substitutional carbon were grown and characterized using high-resolution X-ray diffraction (HRXRD). The HRXRD rocking curves reveal high carbon substitutionality in the SiC:P films of up to 2.3% (Fig. 1). The clearly observable fringe patterns also suggest that these films possess excellent crystallinity. In lattice-mismatched SiGe films grown on Si, it is well established that the critical thickness, beyond which strain relaxation via a dislocation-mediated mechanism would occur, reduces with higher Ge concentration (higher lattice mismatch) [15], [16]. Increasing the C concentration in SiC:P films could also result in a similar behavior due to the increasing lattice mismatch and strain energy. It is expected that such dislocation-mediated strain relaxation would be undesirable for both silicon-germanium and silicon-carbon S/D stressor films in strained transistors, as strain levels in the channel will decrease. To investigate the possibility of dislocation-mediated strain relaxation of high-C-content SiC:P S/D films in typical CMOS strain engineering applications, 50-nm-thick SiC:P blanket films with various carbon percentages were grown on bulk Si wafers. Film stress measurements reveal a linear relationship between SiC:P film stress and substitutional carbon percentage, as shown in Fig. 2. Clearly, this linear relationship indicates that no plastic relaxation has occurred. This implies that the metastable critical thickness has yet to be reached for the SiC:P films at the growth temperatures and seems to be the case even for the SiC:P film with 2.3% sub-




Fig. 2. Wafer curvature measurements indicate a linear relationship between film stress and substitutional carbon percentage in the SiC:P films. This implies that higher stress can be obtained in the FinFET channel regions by incorporating SiC:P S/D stressors of higher substitutional carbon percentages.

- Channel Implant
- Fin definition
- Poly-Si/SiO₂ (20Å) gate-stack formation
- Gate definition
- Source/drain extension (SDE) implant
- Spacer formation with stringer removal
- SDE RTA implant activation
- **Spacer liner oxide undercut (wet etching)**
- **Selective Epitaxy Splits:**
- **Si:P: P-doped Si (Control)**
- **SiC:P 1.7%: P-doped Si_{0.983}C_{0.017}**
- **SiC:P 2.1%: P-doped Si_{0.979}C_{0.021}**

Fig. 3. Process sequence showing key steps employed in FinFET device fabrication. DG FinFETs were fabricated. The gate spacer formation scheme involves an extra *in situ* etch to remove fin spacers, allowing the formation of extended II-shaped S/D stressors.

stitutional carbon. As long as this linear relationship between stress and carbon percentage is maintained, stress levels in the transistor's channel can easily be tuned or scaled by adjusting the carbon percentage in the SiC:P film.

III. FABRICATION OF N-FinFETs WITH SiC:P S/D STRESSORS

For this experiment, double-gate (DG) (110)-sidewall FinFETs were fabricated on silicon-on-insulator (SOI) wafers using a FinFET process flow that is essentially similar to that described in [6]. Fig. 3 shows the key steps in the process flow. The gate stack comprises 20 Å of thermally grown SiO₂ gate oxide and phosphorus-doped polysilicon gate. After S/D extension (SDE) implant and activation, *in situ* doped SiC:P raised S/D stressors were grown. This simultaneously forms the highly doped S/D regions. Three splits employing different S/D epitaxial films were fabricated in this paper.

In planar MOSFETs employing SiC:P S/D stressors, defects can occur at the corner of the S/D recess due to the growth rate differences for different crystalline orientations. This makes the S/D recess shape critical for obtaining good epitaxial quality in planar MOSFETs [17]. For FinFETs, it has been shown that, even without S/D embedding, II-shaped Si:C S/D stressors can effectively strain the channel regions for significant performance enhancement [6]. A similar scheme is utilized in this paper. Hence, since the S/D recess etch is omitted in FinFETs,




Fig. 4. (a) Isometric-view SEM image showing the selective epitaxial growth of SiC:P with 1.7 at.% of substitutional carbon concentration (also denoted as “SiC:P 1.7%” in subsequent figures) in the S/D regions of the FinFET test structure. (b) Cross-sectional transmission electron microscopy image of the indicated S/D regions showing SiC:P growth on both the top and side surfaces of the fin, forming an extended II-shaped S/D stressor that wraps around the Si fin for maximum lattice interaction.

the dependence of the epitaxial quality on the S/D recess shape is eliminated. To induce tensile channel stress in the FinFETs, the SiC:P process was optimized to selectively grow SiC:P films on the FinFET S/D regions. In Fig. 4(a), an isometric-view scanning electron microscopy (SEM) image shows the selective growth of SiC:P with 1.7 at.% of substitutional carbon concentration (also denoted as “SiC:P 1.7%” in this paper) in the S/D regions of a FinFET test structure. Details of the process used to achieve the selective SiC:P films can be found in [18]. The formation of gate spacers involved an extra *in situ* etch to remove the fin spacers, exposing the side surfaces of the fin for epitaxial growth, resulting in the formation of extended II-shaped SiC:P S/D stressors, where the SiC:P epilayer fully covers the top and sidewall surfaces of the fin [Fig. 4(b)]. The wrapping of the S/D stressor around the Si fin ensures maximum lattice interaction for efficient lattice strain coupling from the S/D stressors to the channel. Since the SiC:P S/D stressors are *in situ* doped with phosphorus to a concentration of $3 \times 10^{20} \text{ cm}^{-3}$, parasitic S/D series resistances are also effectively reduced. With *in situ* doping, an additional high-temperature spike anneal for dopant activation becomes unnecessary and is eliminated in the device fabrication process. This is not only beneficial for preventing loss of carbon substitutionality but will also be helpful in preventing effective oxide thickness increases in transistors with ultrathin oxides or high- κ gate dielectrics.

Phosphorus-doped Si, Si_{0.983}C_{0.017}, and Si_{0.979}C_{0.021} films were grown selectively in the S/D regions and are denoted as “Si:P,” “SiC:P 1.7%,” and “SiC:P 2.1%,” respectively. A schematic depicting the device splits is shown in Fig. 5. All device splits undergo the same process steps up to the selective epitaxial growth of the raised S/D regions. As S/D epitaxial growth significantly reduces S/D series resistances [19], S/D epitaxial growth using Si:P was performed for the “Si:P” control devices to eliminate any S/D series resistance advantages that the “SiC:P” devices would otherwise have. Silicidation of the S/D regions was not performed in these experiments to maintain process simplicity. This avoids potential issues that would complicate the device analysis, such as additional silicide-induced stress effects [20] and differences in the silici-




Fig. 5. Schematic showing the three splits fabricated in this paper. They are structurally similar, except for the selectively grown S/D epitaxial film. SiC:P with substitutional carbon percentages of 1.7% and 2.1% were grown in the S/D regions of the strained FinFETs. Si:P was grown in the S/D regions of the control FinFETs. The arrows indicate the strain directions.




Fig. 6. Schematic showing the key steps for forming the SiC:P S/D stressors for strained devices or Si:P S/D for control devices. The arrows indicate the strain directions. Wet etching with HF is performed to undercut the SiO₂ liner oxide underneath the SiN spacers. This enables the epitaxial growth of SiC:P or Si:P in the SDE regions. Extension resistance is also reduced since the films are *in situ* doped. For FinFETs with SiC:P S/D, the closer proximity of S/D stressors to the channel leads to enhanced stress coupling for larger stress benefits.

dation properties of Si:P and SiC:P S/D regions with different substitutional carbon concentrations [21].

Undercutting of the spacer liner oxide was performed using wet etching with hydrofluoric acid (HF) prior to selective epitaxial growth of the S/D stressors. Fig. 6 illustrates how this simple process is done. Prior to epitaxial growth, a wet clean using dilute HF is typically performed to remove native oxide from the Si surface. By extending the duration of this HF cleaning step, it is possible to undercut the liner oxide underneath




Fig. 7. (a) The $I_{\text{OFF}}-I_{\text{ON}}$ plot shows $\sim 13\%$ enhancement in I_{ON} at a fixed I_{OFF} of 1×10^{-7} A/ μm due to the incorporation of SiC:P S/D stressors with 1.7% substitutional carbon. (b) $\sim 20\%$ enhancement in I_{ON} is obtained for the devices with 2.1% substitutional carbon.

the nitride spacers. The degree of liner oxide undercut can be controlled by adjusting the duration of the HF cleaning step. This enables epitaxial growth not only on the exposed S/D regions outside of the gate nitride spacers but also underneath the gate nitride spacers. This effectively forms laterally encroached SiC:P S/D stressors for higher stress-coupling efficiency in the strained FinFETs. Furthermore, this also reduces the SDE resistances since the epitaxial films are *in situ* doped to a high doping concentration of 3×10^{20} cm $^{-3}$ and have low sheet resistivity. In FinFETs or thin-body SOI FETs, where the SDE regions are very thin, SDE resistances can be a large fraction of the total parasitic series resistance. As such, reducing SDE resistances using laterally encroached *in situ* doped films can particularly be beneficial in such devices. It should, however, be noted that evaluation of the performance benefits of lateral stressor encroachment is not the focus of this paper.

IV. ELECTRICAL CHARACTERIZATION OF N-FinFETs WITH SiC:P S/D STRESSORS

$\langle 110 \rangle$ -oriented (110)-sidewall p-channel FinFETs tend to have good performance due to the high hole mobility of (110) surfaces. While $\langle 100 \rangle$ -oriented (100)-sidewall n-channel FinFETs tend to show better performance, $\langle 110 \rangle$ -oriented (110)-sidewall n-channel FinFETs can more densely be laid out beside similarly oriented p-channel counterparts, making them of particular importance in density critical applications, such as static RAM. All the devices discussed in this section are $\langle 110 \rangle$ -oriented (110)-sidewall n-channel DG FinFETs. The devices have gate lengths down to about 40 nm and fin widths of about 35 nm. Fig. 7(a) and (b) shows the $I_{\text{OFF}}-I_{\text{ON}}$ plots




Fig. 8. Up to $\sim 20\%$ enhancement in I_{ON} can be obtained by incorporating SiC:P S/D stressors with 2.1% substitutional carbon at a fixed value of DIBL. For the split with SiC:P 1.7%, an enhancement of $\sim 15\%$ can be obtained.




Fig. 9. Total resistance R_{Tot} at high gate overdrive is indicative of the S/D series resistances of the various types of devices ($R_{\text{Tot}} = 50$ mV/ I_{DS} at $V_{\text{GS}} - V_{t,\text{lin}} = 2.7$ V and $V_{\text{DS}} = 50$ mV). It was found that Si:P devices have generally lower series resistances.

for FinFETs having SiC:P S/D with C_{sub} of 1.7% and 2.1%, respectively, compared to control FinFETs with *in situ* doped Si S/D (denoted as Si:P). At a fixed I_{OFF} of 1×10^{-7} A/ μm , Si:P, SiC:P 1.7%, and SiC:P 2.1% devices have an average I_{ON} of 569, 642, and 681 $\mu\text{A}/\mu\text{m}$, respectively. FinFETs having SiC:P S/D stressors with $C_{\text{sub}} = 1.7\%$ show $\sim 13\%$ I_{ON} enhancement at a fixed I_{OFF} of 1×10^{-7} A/ μm compared to the control. An excellent I_{ON} enhancement of $\sim 20\%$ over control was achieved for strained FinFETs with $C_{\text{sub}} = 2.1\%$. This is a significant enhancement, considering that only 7% enhancement could be obtained in (110)-sidewall FinFETs with *non-in situ* doped Si $_{0.99}$ C $_{0.01}$ S/D stressors [6]. The performance enhancement is further confirmed by the I_{ON} versus drain-induced barrier lowering (DIBL) plot in Fig. 8, which shows $\sim 15\%$ and $\sim 20\%$ enhancement for strained FinFETs with SiC:P S/D stressors having C_{sub} of 1.7% and 2.1% FinFETs, respectively, over the control FinFET with Si:P S/D at a DIBL of about 100 mV/V. As the DIBL is related to the effective channel length, comparing I_{ON} enhancement at the same value of the DIBL illustrates the enhancement at the same effective channel length.

For a qualitative comparison of S/D series resistance, the total resistance (R_{Tot}) at high gate overdrive was plotted against the DIBL (Fig. 9), where $R_{\text{Tot}} = 50$ mV/ I_{DS} at $(V_{\text{GS}} - V_{t,\text{lin}}) = 2.7$ V and $V_{\text{DS}} = 50$ mV. At high values of gate overdrive, the value of the total resistance tends asymptotically toward the value of the S/D series resistance. This is because

TABLE I
SUMMARY OF DRIVE CURRENT AND TOTAL RESISTANCE VALUES

	Si:P	SiC:P (1.7%)	SiC:P (2.1%)
Median I_{On} ($\mu\text{A}/\mu\text{m}$), for I_{Off} between 1×10^{-7} to 1×10^{-8} A/ μm	541	622	667
$\Delta I_{On}/I_{On, Si:P}$ (%), for I_{Off} between 1×10^{-7} to 1×10^{-8} A/ μm	0	+15	+23
Median I_{On} ($\mu\text{A}/\mu\text{m}$), for DIBL between 0.07 to 0.15 V/V	537	618	650
$\Delta I_{On}/I_{On, Si:P}$ (%), for DIBL between 0.07 to 0.15 V/V	0	+15	+21
Median R_{Tot} ($\Omega\mu\text{m}$), for DIBL between 0.07 to 0.15 V/V	578	644	655
$\Delta R_{Tot}/R_{Tot, Si:P}$ (%), for DIBL between 0.07 to 0.15 V/V	0	+11	+13




Fig. 10. Cumulative distributions of the (a) I_{On} of devices with I_{Off} between 1×10^{-8} and 1×10^{-7} A/ μm and the (b) I_{On} and (c) R_{Tot} of devices with DIBL between 0.07 and 0.15 V/V.

the channel resistance decreases with increasing gate overdrive (and decreasing effective channel length), whereas the S/D series resistance stays relatively constant, approximating an asymptotic behavior in which R_{Tot} tends toward the value of S/D series resistance at high gate overdrive. This allows for a qualitative comparison of the S/D series resistances using R_{Tot} . It is clearly observed that the FinFETs with Si:P S/D have lower S/D series resistances than the FinFETs with SiC:P S/D stressors. This can be attributed to the greater S/D series resistance reduction in FinFETs with Si:P S/D compared to the FinFETs with SiC:P S/D stressors. This is due to the lower resistivity in the Si:P films compared to the SiC:P films. Sheet resistance measurements confirm this, as sheet resistances of 75, 128, and 160 Ω/sq were obtained for Si:P, SiC:P 1.7%, and SiC:P 2.1%, respectively. This implies that the actual strained-induced enhancement could possibly be larger but is somewhat suppressed by the influence of larger S/D parasitic resistances in the devices with SiC:P S/D.

The data points in Figs. 7–9 show some degree of spread due to the inherent variability of the fabricated devices. The overlap of some data points may make it difficult to discern the quantitative differences in the values. In order to give a statistical summary of the data, the cumulative distributions of I_{On} for devices with values of I_{Off} between 1×10^{-8} and 1×10^{-7} A/ μm [Fig. 10(a)] and I_{On} [Fig. 10(b)] and R_{Tot}




Fig. 11. Excellent match in the control of short-channel effects for both Si:P and SiC:P devices is evident from the comparable I_{Off} for devices with different values of $V_{t,sat}$. The threshold voltage is lower than usual due to the use of n^+ poly-Si gate with a relatively low channel doping concentration.

[Fig. 10(c)] for devices with values of DIBL between 0.07 and 0.15 V/V are plotted in Fig. 10. Table I summarizes the median values obtained from Fig. 10, which is less dependent on the values of outliers, and thus provides a more accurate representation of the data. Overall, an I_{On} enhancement of 15% and 21%–23% can be obtained by incorporating S/D stressors comprising SiC:P (1.7%) and SiC:P (2.1%). On the other hand, the increase in R_{Tot} by 11% and 13%, as discussed earlier, indicates the increase in the S/D series resistances of the SiC:P devices. Hence, Table I clearly shows that significant I_{On} enhancement can still be obtained in spite of the slight increases in S/D series resistances. The application of an optimized S/D silicidation scheme is expected to reduce the differences in the S/D series resistances.

Next, we evaluate the short-channel matching of SiC:P S/D FinFETs compared with Si:P S/D FinFETs. Fig. 11 plots I_{Off} against $V_{t,sat}$ for the devices from all three splits. The comparable I_{Off} at various values of $V_{t,sat}$ indicates excellent matching in short-channel control. This confirms that the epitaxial processes for SiC:P did not degrade the short-channel effects of the devices. This is expected since the epitaxial processes employed a very low thermal budget. Instead, high growth rates at low epitaxial growth temperatures were ensured by adopting appropriate growth precursors. Fig. 12(a) and (b) plots the cumulative distributions of the subthreshold swing (SS) and DIBL of the devices shown in the I_{Off} – I_{On} plots. The relatively large spread in the data points is due to the fact that the devices that comprise the I_{Off} – I_{On} plots have a variety of




Fig. 12. Cumulative distributions of the (a) DIBL, (b) SS, (c) $V_{t,sat}$ ($V_{t,sat} = V_{GS}$ at $I_{DS} = 1 \mu\text{A}/\mu\text{m}$ and $V_{DS} = 1.2 \text{ V}$), and (d) $G_{m,max}$ of all the FinFET devices employed in the $I_{OFF}-I_{ON}$ plots. All three splits have comparable SS and DIBL, suggesting similar short-channel control in devices from all three splits. $V_{t,sat}$ is lower for the strained devices than that for the control, possibly due to strain-induced conduction band lowering. The $G_{m,max}$ of both SiC:P splits show enhancement over the Si:P control.




Fig. 13. Transfer characteristics of a pair of matched FinFET devices showing comparable DIBL and SS. The DIBL is 85 mV/V, and the SS is 80 mV/dec ($V_{t,sat} = V_{GS}$ at $I_{DS} = 100 \text{ nA}/\mu\text{m}$ and $V_{DS} = 1.2 \text{ V}$).




Fig. 14. S/D series resistances of the matched devices were estimated by extrapolating R_{Tot} to high gate overdrive voltages using a first-order exponential decay fit. The Si:P device has a slightly lower series resistance than the SiC:P 2.1% device.

gate lengths. Nevertheless, all three splits show comparable SS and DIBL, which, once again, points toward excellent short-channel matching between Si:P and SiC:P devices. Fig. 12(c) shows the cumulative distribution of $V_{t,sat}$. The slight decrease in threshold voltage can be attributed to channel strain-induced conduction band lowering. Fig. 12(d) shows a clear enhancement in the peak transconductance $G_{m,max}$ of the SiC:P devices over that of the Si:P devices. $G_{m,max}$ enhancement is often attributed to mobility enhancement in strained transistors due to its reduced dependence on the S/D series resistance effects. Hence, the enhancement in $G_{m,max}$ gives further evidence for the strain-induced mobility enhancement.

A matched pair of SiC:P 2.1% and Si:P FinFETs were examined more closely. Fig. 13 shows the I_D-V_G transfer characteristics of the matched pair. Both these devices have a DIBL value of $\sim 85 \text{ mV/V}$ and an SS of $\sim 80 \text{ mV/dec}$, indicating that they have approximately the same effective channel length. To further ensure a fair comparison, the S/D series resistances of the devices were estimated and compared. R_{Tot} is plotted against gate overdrive in Fig. 14. A first-order exponential decay fit of the data points was performed to extract the R_{SD} values of the devices [22]. While this method of R_{SD} extraction may not possess the best absolute accuracy, it provides for a good qualitative comparison for single devices in nanoscale multiple-gate FETs, where device-to-device fluctuation can be

larger than that of their planar counterparts. The series resistance of the Si:P device ($\sim 490 \Omega\mu\text{m}$) was extracted to be slightly lower than that of the strained SiC:P 2.1% device ($\sim 560 \Omega\mu\text{m}$). This difference in the series resistance is attributed to the difference in resistivity of the laterally encroached regions of the Si:P and SiC:P. Fig. 15 plots the I_D-V_D family of curves for the same devices. It shows that incorporating SiC:P S/D stressors with $C_{sub} = 2.1\%$ gives a $\sim 23\%$ enhancement for this particular device over the Si:P control, despite the fact that the series resistance difference is in favor of the Si:P device.

V. CONCLUSION

The effectiveness of *in situ* doped high-substitutional-carbon SiC:P S/D stressors in enhancing I_{Dsat} for $\langle 110 \rangle$ -oriented (110)-sidewall DG FinFETs has been explored. It was found that a significant 20% strain-induced enhancement was obtained in SiC:P S/D FinFETs, incorporating a substitutional carbon concentration of 2.1%. This culminated in an I_{Dsat} value of $716 \mu\text{A}/\mu\text{m}$, which is quite high, particularly when considering that the S/D regions were not silicided.




Fig. 15. $I_{DS}-V_{DS}$ curves showing 23% I_{DSat} enhancement for this pair of matched devices ($V_{t,sat} = V_{GS}$ at $I_{DS} = 100$ nA/ μm and $V_{DS} = 1.2$ V). This enhancement is mainly attributed to strain effects.

ACKNOWLEDGMENT

T.-Y. Liow would like to thank A*STAR for a Graduate Scholarship Award. K.-M. Tan would like to thank the National University of Singapore and Chartered Semiconductor Manufacturing, Singapore, for a Graduate Scholarship Award.

REFERENCES

- [1] K. W. Ang, K. J. Chui, V. Bliznetsov, A. Du, N. Balasubramanian, M. F. Li, G. S. Samudra, and Y.-C. Yeo, "Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions," in *IEDM Tech. Dig.*, 2004, pp. 1069–1071.
- [2] K.-J. Chui, K.-W. Ang, N. Balasubramanian, M.-F. Li, G. Samudra, and Y.-C. Yeo, "N-MOSFET with silicon-carbon source/drain for enhancement of carrier transport," *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 249–256, Feb. 2007.
- [3] Y. Liu, O. Gluschenkov, J. Li, A. Madan, A. Ozcan, B. Kim, T. Dyer, A. Chakravarti, K. Chan, C. Lavoie, I. Popova, T. Pinto, N. Rovedo, Z. Luo, R. Loesing, W. Henson, and K. Rim, "Strained Si channel MOSFETs with embedded silicon carbon formed by solid phase epitaxy," in *VLSI Symp. Tech. Dig.*, 2007, pp. 44–45.
- [4] K.-W. Ang, K.-J. Chui, C.-H. Tung, N. Balasubramanian, G. S. Samudra, and Y.-C. Yeo, "Performance enhancement in uniaxial strained silicon-on-insulator N-MOSFETs featuring silicon-carbon source/drain regions," *IEEE Trans. Electron Devices*, vol. 54, no. 11, pp. 2910–2917, Nov. 2007.
- [5] Y.-C. Yeo, "Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions," *Semicond. Sci. Technol.*, vol. 22, no. 1, pp. S177–S182, Jan. 2007.
- [6] T.-Y. Liow, K.-M. Tan, R. T. P. Lee, A. Du, C.-H. Tung, G. S. Samudra, W.-J. Yoo, N. Balasubramanian, and Y.-C. Yeo, "Strained n-channel FinFETs with 25 nm gate length and silicon-carbon source/drain regions for performance enhancement," in *VLSI Symp. Tech. Dig.*, 2006, pp. 68–69.
- [7] T.-Y. Liow, K.-M. Tan, R. T. P. Lee, C.-H. Tung, G. S. Samudra, N. Balasubramanian, and Y.-C. Yeo, "N-channel (110)-sidewall strained FinFETs with silicon-carbon source and drain stressors and tensile capping layer," *IEEE Electron Device Lett.*, vol. 28, no. 11, pp. 1014–1017, Nov. 2007.
- [8] T.-Y. Liow, K.-M. Tan, H.-C. Chin, R. T. P. Lee, C.-H. Tung, G. S. Samudra, N. Balasubramanian, and Y.-C. Yeo, "Carrier transport characteristics of sub-30 nm strained n-channel FinFETs featuring silicon-carbon source/drain regions and methods for further performance enhancement," in *IEDM Tech. Dig.*, 2006, pp. 474–476.
- [9] K.-W. Ang, K.-J. Chui, V. Bliznetsov, C.-H. Tung, A. Du, N. Balasubramanian, G. Samudra, M. F. Li, and Y.-C. Yeo, "Lattice strain analysis of transistor structures with silicon-germanium and silicon-carbon source/drain stressors," *Appl. Phys. Lett.*, vol. 86, no. 9, p. 093 102, Feb. 2000.
- [10] F. Durand and J. C. Duby, "Carbon solubility in solid and liquid silicon—A review with reference to eutectic equilibrium," *J. Phase Equilibria*, vol. 20, no. 1, pp. 61–63, Jan. 1999.
- [11] P. Werner, S. Eichler, and G. Mariani, "Investigation of C_xSi defects in C implanted silicon by transmission electron microscopy," *Appl. Phys. Lett.*, vol. 70, no. 2, pp. 252–254, Jan. 1997.

- [12] G. G. Fischer, P. Zaumseil, E. Bugiel, and H. J. Osten, "Investigation of the high temperature behavior of strained $Si_{1-y}C_y/Si$ heterostructures," *J. Appl. Phys.*, vol. 77, no. 5, pp. 1934–1937, Mar. 1995.
- [13] J. W. Strane, H. J. Stein, S. R. Lee, S. T. Picraux, J. K. Watanabe, and J. W. Mayer, "Precipitation and relaxation in strained $Si_{1-y}C_y/Si$ heterostructures," *J. Appl. Phys.*, vol. 76, no. 6, pp. 3656–3668, Sep. 1994.
- [14] T.-Y. Liow, K.-M. Tan, R. T. P. Lee, M. Zhu, K.-M. Hoe, G. S. Samudra, N. Balasubramanian, and Y.-C. Yeo, "Spacer removal technique for boosting strain in n-channel FinFETs with silicon-carbon source and drain stressors," *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 80–82, Jan. 2008.
- [15] E. Kasper, K.-J. Herzog, and H. Kibbel, "A one-dimensional SiGe superlattice grown by UHV epitaxy," *Appl. Phys. A, Mater. Sci. Process.*, vol. 8, no. 3, pp. 199–205, Nov. 1975.
- [16] R. People and J. C. Bean, "Calculation of critical layer thickness versus lattice mismatch for Ge_xSi_{1-x}/Si strained-layer heterostructures," *Appl. Phys. Lett.*, vol. 47, no. 3, pp. 322–324, Aug. 1985.
- [17] M. Bauer, V. Machkaoutsan, and C. Arena, "Highly tensile strained silicon-carbon alloys epitaxially grown into recessed source drain areas of NMOS devices," *Semicond. Sci. Technol.*, vol. 22, no. 1, pp. 183–187, Jan. 2007.
- [18] M. Bauer, D. Weeks, Y. Zhang, and V. Machkaoutsan, "Tensile strained selective silicon carbon alloys for recessed source drain areas of devices," *Electrochem. Soc. Trans.*, vol. 3, no. 7, pp. 187–196, 2006.
- [19] J. Kedzierski, M. Jeong, E. Nowak, T. S. Kanarsky, Y. Zhang, R. Roy, D. Boyd, and D. Fried, "Extension and source/drain design for high-performance FinFET devices," *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 952–958, Apr. 2003.
- [20] T.-Y. Liow, R. T. P. Lee, K.-M. Tan, M. Zhu, K.-M. Hoe, G. S. Samudra, N. Balasubramanian, and Y.-C. Yeo, "Strained n-channel FinFETs with high-stress nickel silicide-carbon contacts and integration with FUSI metal gate technology," in *Proc. Ext. Abstr. Int. Conf. Solid State Devices Mater.*, Ibaraki, Japan, Sep. 18–21, 2007.
- [21] R. T. P. Lee, L.-T. Yang, T.-Y. Liow, K.-M. Tan, A. E.-J. Lim, K.-W. Ang, D. M. Y. Lai, K. M. Hoe, G.-Q. Lo, G. S. Samudra, D. Z. Chi, and Y.-C. Yeo, "Nickel-silicide: Carbon contact technology for n-channel MOSFETs with silicon-carbon source/drain," *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 89–92, Jan. 2008.
- [22] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs," *IEEE Trans. Electron Devices*, vol. 52, no. 6, pp. 1132–1140, Jun. 2005.



Tsung-Yang Liow (S'06) received the B.Eng. degree in electrical and computer engineering from the National University of Singapore (NUS), Singapore, in 2003. He is currently working toward the Ph.D. degree in electrical and computer engineering in the Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, NUS.

He is with the Institute of Microelectronics, Agency for Science, Technology, and Research (A*STAR), Singapore. His research interests include the design and fabrication of sub-10-nm multiple-gate FDSOI and nanowire transistors, as well as performance enhancement techniques, such as channel strain engineering.

Mr. Liow was the recipient of the NUS Faculty of Engineering Innovation Award in 2003 and the A*STAR Graduate Scholarship from 2004 to 2007.



Kian-Ming Tan received the B.Eng. (with first-class honors) and M.Eng. degrees in electrical engineering from the National University of Singapore (NUS), Singapore. He is currently working toward the Ph.D. degree in electrical engineering in the Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, NUS.

His research interests include plasma etching technologies, strained Si devices, and multiple-gate transistor fabrication.



Doran Weeks received the M.S. degree in materials science and engineering from Arizona State University, Phoenix, in December 1999.

He is currently a Staff Process Engineer with ASM America Inc., Phoenix. His expertise is in the field of Si-based epitaxy, having done development on a wide range of applications from SiGe HBTs, CMOS epitaxial source/drain stressors, MEMS, and silicon on sapphire.



Rinus Tek Po Lee (S'06) received the B.Eng. degree in electrical engineering and the M.Sc. degree in applied physics from the National University of Singapore (NUS), Singapore. He is currently working toward the Ph.D. degree in electrical engineering, with research work on parasitic resistance scaling in multiple-gate transistors with Prof. Y.-C. Yeo, in the Silicon Nano Device Laboratory (SNDL), Department of Electrical and Computer Engineering, NUS.

He was with the Institute of Materials Research and Engineering, Agency of Science Technology and

Research, Singapore, where he worked on the development of advanced process technologies for contact metallization. Since 2005, he has been with the SNDL. His current research interests include device physics and process technology integration for the multiple-gate transistor architecture.

Mr. Lee was the recipient of the Marubun Research Promotion Foundation Grant for the 2006 Solid State Devices and Materials Conference, Yokohama, and the Gold Award at the 2007 Taiwan Semiconductor Manufacturing Company Outstanding Student Research Award.



Ming Zhu received the B.S. degree in physics from Wuhan University, Wuhan, China, in 2000 and the Ph.D. degree in microelectronics from Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai, China, in 2005.

From 2005 to 2008, he was a Research Fellow with the Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, National University of Singapore, Singapore, where he worked on high-mobility transistor fabrication. He is

currently with the Technology Development Department, Chartered Semiconductor Manufacturing, Singapore.



Keat-Mun Hoe received the B.Eng. degree (Honours) in electronics and electrical engineering from the University of Birmingham, Birmingham, U.K., in 2005.

He is currently with Wong's Kong King International (Holdings) Ltd. He was with the Institute of Microelectronics (IME), Agency of Science Technology and Research, Singapore, where he trained in the analytical prospect of the TEM under the tutelage of T. C. Hang. Upon embarking on this new expertise, he has done many analytical studies

using TEM to help researchers and students in their research papers. With the experience provided by IME, he has now gone on to pursue a career in sales and application engineering.



Chih-Hang Tung (M'01–SM'02) received the M.Sc. degree from Illinois Institute of Technology, Chicago, in 1987.

He is with the Institute of Microelectronics, A*STAR, Singapore. He is the author of more than 180 journal/conference proceeding papers and the book *ULSI Semiconductor Technology Atlas* (Wiley-IEEE, 2003). His research interests include the application of TEM in semiconductor materials, device and process characterization, DRAM and SRAM reliability and FA, and physical characterization of

nanodevice and products.

Mr. Tung is an EDS Distinguished Lecturer and a Guest Editor for the IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY. He was the IPFA 2006 Technical Chair and 2007 Co-General Chair and is the 2008 General Chair.

Matthias Bauer received the Ph.D. degree from the University of Stuttgart, Stuttgart, Germany, in 2001.

Since 2001, he has been with ASM America Inc., Phoenix, AZ, where he is currently a Senior Staff Process Engineer. He is author or coauthor of over 30 technical articles and is the holder of three patents. His main focus is the development of novel epitaxy processes, using new precursors, enabling new applications. Among these epitaxial technologies are selective SiGe and SiC for CMOS epitaxial source/drain stressors, pure Ge on silicon, and thin strain relaxed SiGe buffer layers for lattice engineered films.



Jennifer Spear received the B.S. degree in materials science and engineering from the University of Pittsburgh, Pittsburgh, PA, and the M.S. degree in materials science and engineering, and business from Arizona State University, Phoenix.

She was previously with Philips Analytical and Technos International. She is currently with ASM America Inc., Phoenix. Her research interest is in metrology.



Shawn G. Thomas (S'93–M'99) received the B.S.E.E. degree from the University of Illinois at Urbana-Champaign in 1993, and the M.S. and Ph.D. (in 1999) degrees in the area of SiGe materials and devices from the University of California at Los Angeles.

From 1999 to 2006, he was with Motorola, where he was engaged in the research and development of SiGe HBTs, strained Si and strained SiGe MOSFET technologies, and the application of carbon nanotubes in field emission displays, logic transistors and passive devices. Additionally, he has worked on pure Ge on Si for CMOS-integrated photodetectors, MOSFETs, and as a platform for the heterointegration of III-V materials on a silicon substrate. He is currently the Director of R&D for epitaxial technologies with ASM America Inc., Phoenix, AZ. He authored or coauthored more than 60 technical publications.



Ganesh S. Samudra received the Ph.D. degree from Purdue University, West Lafayette, IN, in 1985.

He is currently an Associate Professor with the Silicon Nano Device Laboratory (SNDL), Department of Electrical and Computer Engineering, National University of Singapore (NUS), Singapore, where he has taught for about 15 year and is mostly involved in research projects on simulation and novel devices. He was a Visiting Professor with Massachusetts Institute of Technology, Cambridge, in 2001. He was with Texas Instruments (TI), Dallas,

for three years, before joining NUS. In TI, he worked on the development of technology computer-aided design tools linking device and circuit simulators and defining 3-D structures for simulation. He is the author of about 120 technical papers in journals and conference proceedings.



N. Balasubramanian received the Ph.D. degree in physics from Indian Institute of Technology, Madras, India, in 1990.

He was an Engineering Section Manager for CMOS front-end technologies with Chartered Semiconductor Manufacturing Ltd., Singapore. In 1998, he joined the Institute of Microelectronics, Singapore, where he held various positions as Member of Technical Staff, Senior Technical Manager, and Lab Director for Semiconductor Process Technology and as the Director for Bioelectronics and BioMEMS Program. Since April 2008, he has been with Silterra Malaysia, Kulim, Malaysia, as a Fellow for Technology Development. He has more than 17 years of experience in the IC industry under different capacities in research and development, process module operations, technology development, and program management. He is the author or coauthor of more than 90 publications in peer-reviewed journals on research topics covering Si nanowire nanoelectronics and biosensor devices, CMOS devices, CMOS front-end technologies, and heterogeneous integration. He is also the holder of eight U.S. patents.



Yee-Chia Yeo received the B.Eng. (first-class honors) and M.Eng. degrees in electrical engineering from the National University of Singapore (NUS), Singapore, and the M.S. and Ph.D. degrees in electrical engineering and computer sciences from the University of California, Berkeley.

He had worked on optoelectronic devices at the British Telecommunications Laboratories, U.K., and on CMOS technology at the University of California, Berkeley. In 2001 to 2003, he was with Taiwan Semiconductor Manufacturing Company (TSMC), where he worked on exploratory transistor technologies. He is currently an Assistant Professor of electrical and computer engineering with the Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, NUS, where he leads research efforts in strained transistor technologies and sub-30-nm device work. He is also currently a Research Program Manager with the Agency for Science, Technology, and Research (A*STAR), Singapore, where he manages the Nanoelectronics Research Program. He is the author or coauthor of more than 260 journal and conference proceeding papers, and a book chapter. He is also the holder of 71 U.S. patents.

Dr. Yeo served on the IEDM Sub-Committee on CMOS Devices from 2005 to 2006. He was the recipient of the 1995 IEE Prize from the Institution of Electrical Engineers, U.K., the 1996 Lee Kuan Yew Gold Medal, the 1996 Institution of Engineers Singapore Gold Medal, 1997–2001 NUS Overseas Graduate Scholarship Award, the 2001 IEEE Electron Devices Society Graduate Student Fellowship Award, the 2002 IEEE Paul Rappaport Award, and 2003 TSMC Invention Awards, the 2006 Singapore Young Scientist Award, the 2006 Singapore Youth Award in Science and Technology, the 2008 National Research Foundation Fellowship, and the 2008 NUS Young Researcher Award.